I.le analyzed the power dissipation of ultra thin film S0I/CM0SFETs using a mixed-level device-circuit simulator at i V. Difference_ of the power dissipation between S0I/CMQSFET and butk/CMOSFET comes from reduction of the drain-substrate capaci tan-ce. As deviee size decreases, the power dissipation ratio of SOI/CM0SFET to bulk/CMOSFET decreases.
Introduction
The ultra thin film S0I/C}IOSFET, with its reduced drain-substrate capaeltance and high conductanee, operates well at hleh frequencies and low po1aer. AIso, steep subthreshold characteristic leads to low suppiy voltages. Usin{ the simulator, wl eompared the P_gpl_qissipation of the ultra thin film SoI/CMoSFE} operating at i V, nith the bulk/CMOSFET. 2, Simul ati on _9q_pfocess simulator calculated the 2D-impurity profile of the ultra thin film S0I/CM0SFET. .Using this profile, the mixed-levei devlce--circuit simulatorr) ran. Fig.   1 ODifference of the po!{er dissipation between S0I/CMOSFET and bulk/CM0SFET eomes from reduction of the drain-substrate capacitance. The power dissipation of SOI/CM0SFET is 159l smaller than that of bulk/CMOSFET. OIf !{e reduct device size, the power dissipation ratio of S0I/CMOSFET to bulk/CMOSFET decreases. 
